Bus sniffing

Results: 20



#Item
11Network architecture / Name server / Time to live / Djbdns / Cache / MX record / Bus sniffing / Negative cache / CPU cache / Domain name system / Computing / Internet

Microsoft Word - DNS_Cache_Snooping_1.3.doc

Add to Reading List

Source URL: cs.unc.edu

Language: English - Date: 2005-11-16 08:16:23
12Computer memory / Central processing unit / CPU cache / Computer architecture / MESI protocol / Acumem SlowSpotter / Bus sniffing / Cache / Computer hardware / Computing

The Locality-Aware Adaptive Cache Coherence Protocol George Kurian Omer Khan Srinivas Devadas

Add to Reading List

Source URL: people.csail.mit.edu

Language: English - Date: 2013-04-22 20:43:35
13Parallel computing / CPU cache / Cache / Central processing unit / Scalable Coherent Interface / Bus sniffing / Computing / Cache coherency / Computer memory

Appeared in the Proceedings of the 20th Intl. Symp. on Computer Architecture, May[removed]The Performance of Cache-Coherent Ring-based Multiprocessors Luiz André Barroso and Michel Dubois [removed]; dubois@par

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:37:39
14Parallel computing / Scalable Coherent Interface / Supercomputers / Computer memory / Cache coherence / CPU cache / Cache / Linked list / Bus sniffing / Computing / Cache coherency / Concurrent computing

Appeared in the IEEE Transactions on Computers, July[removed]Performance Evaluation of the Slotted Ring Multiprocessor Luiz André Barroso and Michel Dubois Department of Electrical Engineering-Systems

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:37:47
15Computer memory / Cache coherency / Central processing unit / Non-Uniform Memory Access / Multiprocessing / Cache coherence / Bus sniffing / Uniform memory access / CPU cache / Concurrent computing / Computing / Parallel computing

DESIGN OPTIONS FOR SMALL SCALE SHARED MEMORY MULTIPROCESSORS by Luiz André Barroso

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2007-04-16 15:40:01
16Bus sniffing / CPU cache / Cache coherence / Cache / Scalable Coherent Interface / MESI protocol / Parallel computing / Firefly protocol / MSI protocol / Cache coherency / Computing / Computer hardware

Published in ICPP’91 CACHE COHERENCE ON A SLOTTED RING Luiz A. Barroso and Michel Dubois EE-Systems Department University of Southern California

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:37:34
17CPU cache / Datum / Erlang / Time to live / Bus sniffing / Cache / Computing / Computer hardware

Concurrent Caching Jay Nelson DuoMark International, Inc.

Add to Reading List

Source URL: www.duomark.com

Language: English - Date: 2010-06-27 01:14:42
18Computer hardware / MESI protocol / Firefly protocol / MOESI protocol / CPU cache / Cache / Write-once / Bus sniffing / Shared memory / Cache coherency / Computing / Concurrent computing

CACHE COHERENCE By: Mahesh Neupane

Add to Reading List

Source URL: cse.csusb.edu

Language: English - Date: 2004-04-16 18:09:56
19MESI protocol / MOESI protocol / MSI protocol / Cache coherence / Dragon protocol / Bus sniffing / CPU cache / Cache / Memory coherence / Cache coherency / Computing / Computer hardware

Supporting Cache Coherence in Heterogeneous Multiprocessor Systems Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee

Add to Reading List

Source URL: www.cercs.gatech.edu

Language: English - Date: 2003-09-14 15:55:27
20Concurrent computing / CPU cache / Cache / Write-once / MSI protocol / Bus sniffing / Cache coherency / Computing / Computer hardware

PDF Document

Add to Reading List

Source URL: www.csl.cornell.edu

Language: English - Date: 2010-05-27 15:48:33
UPDATE